Down to the TLP: How PCI express devices talk (Part I)

Post a reply

Confirmation code
Enter the code exactly as it appears. All letters are case insensitive.
Smilies
:D :) ;) :( :o :shock: :? 8-) :lol: :x :P :oops: :cry: :evil: :twisted: :roll: :!: :?: :idea: :arrow: :| :mrgreen: :geek: :ugeek:
BBCode is ON
[img] is ON
[flash] is OFF
[url] is ON
Smilies are ON
Topic review
   

Expand view Topic review: Down to the TLP: How PCI express devices talk (Part I)

Re: Down to the TLP: How PCI express devices talk (Part I)

Post by support »

Hi,

I did it, because that's the way to get the correct address.;)

Please note that the address field consists of bits [31:2] of DW2. Bits 1 and 0 of DW2 are reserved, and must be zero. So in effect, DW2 is the used bus address in that example, which is forced to be DW aligned.

But who knows, maybe bit 1 and 0 will be used for something else in future specs. So we consider bits [31:2] and multiply by four.

I hope this clarified this issue.

Regards,
Eli

Down to the TLP: How PCI express devices talk (Part I)

Post by Guest »

Hi, I know you posted this a while ago, but I was wondering why did you multiply by 4 the address in the sample write packet to get the physical address.

Thanks,

David

Top