PCI-E BAR size for Xillybus

Post a reply

Confirmation code
Enter the code exactly as it appears. All letters are case insensitive.
Smilies
:D :) ;) :( :o :shock: :? 8-) :lol: :x :P :oops: :cry: :evil: :twisted: :roll: :!: :?: :idea: :arrow: :| :mrgreen: :geek: :ugeek:
BBCode is ON
[img] is ON
[flash] is OFF
[url] is ON
Smilies are ON
Topic review
   

Expand view Topic review: PCI-E BAR size for Xillybus

Re: PCI-E BAR size for Xillybus

Post by support »

Hello,

The Xillybus IP core should be used with the demo bundle for your target FPGA. The bundle includes a PCIe block, which has all settings made correctly, including the BAR size. Hence asking this question probably indicates a misunderstanding.

But the short answer is that the BAR size is 128 bytes.

Regards,
Eli

PCI-E BAR size for Xillybus

Post by Guest »

Hi,
how large the BAR should be set in the PCI-E IP Core for proper Xillybus operation?

Top