The Xillybus Forum

Talking about PCIe and Xillybus

Skip to content

Vivado stuck on synthesis

Post a reply

Confirmation code
Enter the code exactly as it appears. All letters are case insensitive.
Smilies
:D :) ;) :( :o :shock: :? 8-) :lol: :x :P :oops: :cry: :evil: :twisted: :roll: :!: :?: :idea: :arrow: :| :mrgreen: :geek: :ugeek:
BBCode is ON
[img] is ON
[flash] is OFF
[url] is ON
Smilies are ON
Topic review
   

Expand view Topic review: Vivado stuck on synthesis

Re: Vivado stuck on synthesis

Post by support »

Hello,

It sounds like the problem is a Vivado bug, unfortunately. See these links:

https://support.xilinx.com/s/article/00 ... uage=en_US
https://support.xilinx.com/s/question/0 ... uage=en_US
https://support.xilinx.com/s/question/0 ... uage=en_US

In order to address this problem, Xillybus' IP core's netlist is now given in EDIF format. See more details on this page:

https://xillybus.com/doc/vivado-ngc-edif

Regards,
Eli

Vivado stuck on synthesis

Post by Guest »

Hello,

I try to generate the bitstream file on Vivado 2022.2, and Vivado runs forever. I'm using Windows 11. Vivado's last message is

INFO: [Project 1-571] Translating synthesized netlist

What is the problem?

Top

Powered by phpBB® Forum Software © phpBB Group