CPU and PCIE interface

Post a reply

Confirmation code
Enter the code exactly as it appears. All letters are case insensitive.
Smilies
:D :) ;) :( :o :shock: :? 8-) :lol: :x :P :oops: :cry: :evil: :twisted: :roll: :!: :?: :idea: :arrow: :| :mrgreen: :geek: :ugeek:
BBCode is ON
[img] is ON
[flash] is OFF
[url] is ON
Smilies are ON
Topic review
   

Expand view Topic review: CPU and PCIE interface

Re: CPU and PCIE interface

Post by support »

Hi,

The CPU uses the PCIe bus by issuing requests to read or write data. The fields in the TLP frame are populated by the bridge between the processor's internal bus and the PCIe bus. Accordingly, the CPU has no access to their content, and can't control their values (maybe there's a CPU or two out there which does allow such direct access, but none that I know of).

Regards,
Eli

CPU and PCIE interface

Post by Guest »

Hi,

Framing TLP have some fields like fmt,type, etc......how to get these values by PCIE Rootcomplex.
Who will give these values
1: CPU directly
2: CPU writes these values in pcie configuration register and root
complex use these values.

Thanks in advance.

Regards,
Mohamed RA.S

Top

cron