The Xillybus Forum

Talking about PCIe and Xillybus

Skip to content

What is the frequency of bus_clk from Xillybus instantiation

Post a reply

Confirmation code
Enter the code exactly as it appears. All letters are case insensitive.
Smilies
:D :) ;) :( :o :shock: :? 8-) :lol: :x :P :oops: :cry: :evil: :twisted: :roll: :!: :?: :idea: :arrow: :| :mrgreen: :geek: :ugeek:
BBCode is ON
[img] is ON
[flash] is OFF
[url] is ON
Smilies are ON
Topic review
   

Expand view Topic review: What is the frequency of bus_clk from Xillybus instantiation

Re: What is the frequency of bus_clk from Xillybus instantia

Post by support »

Hello,

It depends on the FPGA target. For Kintex 7 / Virtex 7 and the Ultrascales bus_clk runs at 250 MHz.

Regards,
Eli

What is the frequency of bus_clk from Xillybus instantiation

Post by mohdamir »

Hi,

This might a silly question. What is the frequency of bus_clk from Xillybus instantiation?

Is that from sys_clk 100 MHz, or from userclk1 250 Mhz?

Thanks.

Top

Powered by phpBB® Forum Software © phpBB Group