by support »
Hello,
Vivado 2017.3 seems to have silently dropped a feature on Xilinx' PCIe Gen3 block (Config External Interface), which isn't used by Xillybus. However this feature was enabled in the PCIe block's configuration, and Vivado just disabled it as the block was upgraded automatically. As a result, Vivado 2017.3 removed some of the PCIe block's ports. One of the missing ports is the one it complains about in the error message you attached.
This issue has been fixed recently. Please re-download an updated bundle from the website. All bundles with -2.0c (and later) suffixes should do the trick.
Regards,
Eli
Hello,
Vivado 2017.3 seems to have silently dropped a feature on Xilinx' PCIe Gen3 block (Config External Interface), which isn't used by Xillybus. However this feature was enabled in the PCIe block's configuration, and Vivado just disabled it as the block was upgraded automatically. As a result, Vivado 2017.3 removed some of the PCIe block's ports. One of the missing ports is the one it complains about in the error message you attached.
This issue has been fixed recently. Please re-download an updated bundle from the website. All bundles with -2.0c (and later) suffixes should do the trick.
Regards,
Eli