MSI-X interrupt vector

Comments and questions related to the "Down to the TLP" pages

MSI-X interrupt vector

Postby Guest » Thu Oct 28, 2021 6:59 am

Hello Sir/Madam,

I am working with PCIE MSI_X interrupt. Does somebody already know how to verify if MSI-X address and data that is sent to RP during interrupt is correct? I am using Xilinx PCIE IP for kintex ultrascale as Endpoint .the driver/host PC is Windows 10.
Is there a possibility to see the MSI-X address and data table from Windows OS so that I can verify if I am sending those vector correctly from fpga to host.

Thank you


Regards

Sanjeeb
Guest
 

Return to General PCIe