Page 1 of 1

Transaction layer

PostPosted:
by Guest
Hello eli,

I am reading about transaction layer for PCI express generation 3.0.
I read 2-3 manuals but they are confusing me for the actually inputs for transaction layer from application layer or software layer.

Can you tell me what are the input(s) for transaction layer?

Awaiting for your reply

Regards,
Maitrik

Re: Transaction layer

PostPosted:
by support
Hi,

Well, the input to the transaction layer is TLPs. How to send them or receive them is a question of the FPGA family (or ASIC library) you're working with. For example, Xilinx present an AXI-stream interface, Altera use their Avalon interface. But in the end of the day, the application logic creates or dissects TLPs.

I hope this helped somehow.
Eli

Re: Transaction layer

PostPosted:
by Guest
Thanks for your help eli.
My another doubt is what happens if I don't consider Ordered set in my design?
Will it effect or it will remain same as it is?

Regards,
Maitrik

Re: Transaction layer

PostPosted:
by support
I suppose that you're considering allowing relaxed ordering of the packets.

Ths short answer is: Keep it ordered. The performance benefit of relaxed ordering will be negligible, and the bus will behave in a counterintuitive way. It may not make a difference, because the hardware may never need to reorder packets against the strict rules.

Eli