How exactly the TLP are forwarded to data link layer of pcie

Comments and questions to the author of the "Down to the TLP" posts (Eli Billauer)

How exactly the TLP are forwarded to data link layer of pcie

Postby Guest » Wed Jun 07, 2017 1:10 pm

Hi,
After generating transaction layer packets, as specified in spec. , is these packets to be forwarded as per flow control to the data link layer. i.e, deassemble to 4DW per packet, and
attach a sequence number to each of them or send entire TLP to data link layer and attach a sequence number and the following TLP's will get the subsequent sequence number. How the flow control is related to the TLP structure? Please do reply :)

Regards
Greeshma
Guest
 

Return to General PCIe

cron