The Xillybus Forum

Where can learn how to initialize the link between a root complex and a peripheral? I need this for PCIe Gen 2, 2 lanes wide.