link initialization

Comments and questions related to the "Down to the TLP" pages

link initialization

Postby Guest » Mon Jun 24, 2019 7:37 am

Where can learn how to initialize the link between a root complex and a peripheral? I need this for PCIe Gen 2, 2 lanes wide.

Return to General PCIe