Problems synthesizing customized xillybus IP

Questions and discussions about the Xillybus IP core and drivers

Problems synthesizing customized xillybus IP

Postby Guest »

Hi,

I have customized the xillybus IP core and have selected the device file for User Address/data interface instead of data acquisition/playback (default).

As per the steps, I have replaced xillybus_core.v, xillybus.v and xillybus_core.ngc file with that from the downloaded bundle. Everything seems perfect, but the vivado is complaining that the xillybus_core.v and the xillybus_core.ngc have different ports (ports mismatch) and as a result, the synthesis is failing.

I have attached a snapshot of the synthesis error

Image

Thanks,
Raja
Guest
 

Re: Problems synthesizing customized xillybus IP

Postby support »

Hello,

Yes, you should update the instantiation of the Xillybus IP core to match your custom configuration. The bundle includes instantiation templates for your convenience.

Regards,
Eli
support
 
Posts: 802
Joined:


Return to Xillybus