The Xillybus Forum
Talking about PCIe and Xillybus
Skip to content
Board index
‹
Xillybus
Change font size
Print view
FAQ
Register
Login
What is the frequency of bus_clk from Xillybus instantiation
Questions and discussions about the Xillybus IP core and drivers
Post a reply
2 posts • Page
1
of
1
Reply with quote
What is the frequency of bus_clk from Xillybus instantiation
by
mohdamir
»
Hi,
This might a silly question. What is the frequency of bus_clk from Xillybus instantiation?
Is that from sys_clk 100 MHz, or from userclk1 250 Mhz?
Thanks.
mohdamir
Posts:
15
Joined:
Top
Reply with quote
Re: What is the frequency of bus_clk from Xillybus instantia
by
support
»
Hello,
It depends on the FPGA target. For Kintex 7 / Virtex 7 and the Ultrascales bus_clk runs at 250 MHz.
Regards,
Eli
support
Posts:
802
Joined:
Top
Display posts from previous:
All posts
1 day
7 days
2 weeks
1 month
3 months
6 months
1 year
Sort by
Author
Post time
Subject
Ascending
Descending
Post a reply
2 posts • Page
1
of
1
Return to Xillybus
Jump to:
Select a forum
------------------
Xillybus
Xillinux (Linux distribution for Zynq-7000)
General PCIe
Other topics