Hello,
I was wondering why Xillybus uses multiple DMA buffers on host's RAM. Why would we need more than one buffer for one stream? and how are they managed? I don't understand how throughput can be boosted by multiple buffers. I appreciate if someone give me an insight.
Thanks