The Xillybus Forum

Talking about PCIe and Xillybus

Skip to content

Simulation error for xillinux-eval-zedboard-2.0c in vivado

Post a reply

Confirmation code
Enter the code exactly as it appears. All letters are case insensitive.
Smilies
:D :) ;) :( :o :shock: :? 8-) :lol: :x :P :oops: :cry: :evil: :twisted: :roll: :!: :?: :idea: :arrow: :| :mrgreen: :geek: :ugeek:
BBCode is ON
[img] is ON
[flash] is OFF
[url] is ON
Smilies are ON
Topic review
   

Expand view Topic review: Simulation error for xillinux-eval-zedboard-2.0c in vivado

Re: Simulation error for xillinux-eval-zedboard-2.0c in viva

Post by support »

Hello,

Please refer to section 5 of the Xillybus FPGA designer’s guide:

http://xillybus.com/downloads/doc/xillybus_fpga_api.pdf

The main idea is that simulation of the entire system isn't supported, as it's rather pointless. Even if you got the simulation up and running, you wouldn't be able to simulate the entire operating system on the processor.

Regards,
Eli

Simulation error for xillinux-eval-zedboard-2.0c in vivado

Post by kevin »

I am having simulation error for xillinux-eval-zedboard-2.0c in vivado.

The strange thing is that I could synthesize the demo bundle coding successfully, but not with simulation.

Could anyone advise ?

Image

Image

Top

Powered by phpBB® Forum Software © phpBB Group