The Xillybus Forum

Talking about PCIe and Xillybus

Skip to content

Deepfifo Initialisation Bug

Post a reply

Confirmation code
Enter the code exactly as it appears. All letters are case insensitive.
Smilies
:D :) ;) :( :o :shock: :? 8-) :lol: :x :P :oops: :cry: :evil: :twisted: :roll: :!: :?: :idea: :arrow: :| :mrgreen: :geek: :ugeek:
BBCode is ON
[img] is ON
[flash] is OFF
[url] is ON
Smilies are ON
Topic review
   

Expand view Topic review: Deepfifo Initialisation Bug

Re: Deepfifo Initialisation Bug

Post by support »

Hello,

Thanks, that's not a small bug, and it has been fixed. Judging from how long it took until someone came up with this, it's safe to assume that the vast majority use base_addr as zero (the default).

Regards,
Eli

Deepfifo Initialisation Bug

Post by Guest »

Hi,
there appears to be a small bug with your otherwise excellent deepfifo module. On reset you initialise the read and write addresses to zero, not the base_addr parameter.

Cheers

Top

Powered by phpBB® Forum Software © phpBB Group