The Xillybus Forum
Talking about PCIe and Xillybus
Skip to content
Board index
‹
General PCIe
Change font size
Print view
FAQ
Register
Login
link initialization
Comments and questions related to the
"Down to the TLP"
pages
Post a reply
1 post • Page
1
of
1
Reply with quote
link initialization
by
Guest
»
Where can learn how to initialize the link between a root complex and a peripheral? I need this for PCIe Gen 2, 2 lanes wide.
Guest
Top
Post a reply
1 post • Page
1
of
1
Return to General PCIe
Jump to:
Select a forum
------------------
Xillybus
Xillinux (Linux distribution for Zynq-7000)
General PCIe
Other topics