Hello,
I downloaded the XL version evaluation bundle and ran the xillydemo-vivado.tcl script to create the project. The project is targeted for a Xilinx KC705 evaluation board, but I am using a different FPGA (Kintex 7 410T FFG676-3), so I changed the target device under project settings, and ran report_ip_status.
Since all the demo bundle's IPs are targeted for a different chip, I had to retarget each of them. The FIFOs work fine, but the PCIe IP does not retarget correctly. It reverts back to a x1 lane IP. I was able to compare the settings between the original KC705 and my board, and manually input the changes. At this point the bit file compiles, but now Xillybus isn't even recognized on the PCIe bus as a device.
Do the XL bundles require a different driver, or some other step to retarget the device?
Thank you.