The Xillybus Forum
Talking about PCIe and Xillybus
Skip to content
Board index
‹
Xillybus
Change font size
Print view
FAQ
Register
Login
Vivado stuck on synthesis
Questions and discussions about the Xillybus IP core and drivers
Post a reply
2 posts • Page
1
of
1
Reply with quote
Vivado stuck on synthesis
by
Guest
»
Hello,
I try to generate the bitstream file on Vivado 2022.2, and Vivado runs forever. I'm using Windows 11. Vivado's last message is
INFO: [Project 1-571] Translating synthesized netlist
What is the problem?
Guest
Top
Reply with quote
Re: Vivado stuck on synthesis
by
support
»
Hello,
It sounds like the problem is a Vivado bug, unfortunately. See these links:
https://support.xilinx.com/s/article/00 ... uage=en_US
https://support.xilinx.com/s/question/0 ... uage=en_US
https://support.xilinx.com/s/question/0 ... uage=en_US
In order to address this problem, Xillybus' IP core's netlist is now given in EDIF format. See more details on this page:
https://xillybus.com/doc/vivado-ngc-edif
Regards,
Eli
support
Posts:
802
Joined:
Top
Display posts from previous:
All posts
1 day
7 days
2 weeks
1 month
3 months
6 months
1 year
Sort by
Author
Post time
Subject
Ascending
Descending
Post a reply
2 posts • Page
1
of
1
Return to Xillybus
Jump to:
Select a forum
------------------
Xillybus
Xillinux (Linux distribution for Zynq-7000)
General PCIe
Other topics